This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

XC17V08PC44C

FPGA - Configuration Memory

Manufacturer:

AMD Xilinx, Inc
Mfr.Part #:

XC17V08PC44C
Datasheet:

XC17V08PC44C Datasheet (PDF)
Memory Type:

EEPROM
Memory Size:

8 Mbit
Maximum Operating Frequency:

20 MHz
Operating Supply Voltage:

3.3 V
EDA/CAD Models:

Request Free CAD Models for XC17V08PC44C

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

XC17V08PC44C General Description

Xilinx introduces the high-density XC17V00 family of configuration PROMs which provide an easy-to-use, costeffective method for storing large Xilinx FPGA configuration bitstreams. Initial devices in the 3.3V family are available in 16 Mb, 8 Mb, 4 Mb, 2 Mb, and 1 Mb densities. See Figure 1 and Figure 2 for simplified block diagrams of the XC17V00 family.

The XC17V00 PROM can configure a Xilinx FPGA using the FPGA serial configuration mode interface. When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after the rising clock edge, data appears on the PROM DATA output pin that is connected to the FPGA DIN pin. The FPGA generates the appropriate number of clock pulses to complete the configuration. Once configured, it disables the PROM. When the FPGA is in Slave Serial mode, the PROM and the FPGA must both be clocked by an incoming signal.

The XC17V08(1) and XC17V16 PROM can optionally configure a Xilinx FPGA using the FPGA Parallel (SelectMAP) configuration mode interface. When the FPGA is in Master SelectMAP mode, the FPGA generates the configuration clock that drives the PROM.

When the FPGA is in Slave SelectMAP mode, an external, free-running oscillator generates the configuration clock that drives the PROM and the FPGA. After the rising configuration clock (CCLK) edge, data is available on the PROMs DATA (D0-D7) pins. The data is clocked into the FPGA on the following rising edge of the CCLK (Figure 3).

Multiple PROMs can be concatenated by using the CEO output to drive the CE input of the following device. The clock inputs and the DATA outputs of all PROMs in this chain are interconnected. All devices are compatible and can be cascaded with other members of the family.

For device programming, either the Xilinx ISE Foundation or ISE WebPACK software compiles the FPGA design file into a standard Hex format, which is then transferred to most commercial PROM programmers.

Specifications

Product Category:	FPGA - Configuration Memory	Memory Type:	EEPROM
Memory Size:	8 Mbit	Maximum Operating Frequency:	20 MHz
Operating Supply Voltage:	3.3 V	Minimum Operating Temperature:	0 C
Maximum Operating Temperature:	+ 70 C	Mounting Style:	SMD/SMT
Operating Supply Current:	100 mA	Product Type:	FPGA - Configuration Memory
Series:	XC17V00	Subcategory:	Programmable Logic ICs
Supply Voltage - Max:	3.6 V	Supply Voltage - Min:	3 V