This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

VSP5621RSLR

4 Channel AFE 16 Bit 406 mW 48-VQFN (6x6)

Manufacturer:

Texas Instruments, Inc
Mfr.Part #:

VSP5621RSLR
Datasheet:

VSP5621RSLR Datasheet (PDF)
Number of Bits:

16
Number of Channels:

4
Power (Watts):

406 mW
Voltage - Supply, Analog:

3V ~ 3.6V
EDA/CAD Models:

Request Free CAD Models for VSP5621RSLR

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

VSP5621RSLR General Description

The VSP5620/21/22 are high-speed, high-performance, 16-bit analog-to-digital-converters (ADCs) that have four independent sampling circuit channels for multi-output charge-coupled device (CCD) and complementary metal oxide semiconductor (CMOS) line sensors. Pixel data from the sensor are sampled by the sample/hold (SH) or correlated double sampler (CDS) circuit, and are then converted to digital data by an ADC. Data output is selectable in low-voltage differential signaling (LVDS) or CMOS modes.

The VSP5620/21/22 include a programmable gain to support the pixel level inflection caused by luminance and a built-in light-emitting diode (LED) driver to adjust the brightness. The integrated digital-to-analog-converter (DAC) can be used to adjust the offset level for the analog input signal. Furthermore, the timing generator (TG) is integrated in these devices for the control of sensor operation.

The VSP5620/21/22 use 1.65 V to 1.95 V for the core voltage and 3.0 V to 3.6 V for I/Os. The core voltage is supplied by a built-in low-dropout regulator (LDO).

Key Features

Four-Channel CCD/CMOS Signal: 2-Channel,
3-Channel, and 4-Channel Selectable
Power Supply: 3.3 V Only, Typ
(Built-in LDO, 3.3 V to 1.8 V)
Maximum Conversion Rate:
- VSP5620: 35 MSPS
- VSP5621: 50 MSPS
- VSP5622: 70 MSPS
16-Bit Resolution
CDS/SH Selectable
Maximum Input Signal Range: 2.0 V
Analog and Digital Hybrid Gain:
- Analog Gain: 0.5 V/V to 3.5 V/V in
  3/64-V/V Steps
- Digital Gain: 1 V/V to 2 V/V in
  1/256-V/V Steps
Offset Correction DAC: ±250 mV, 8-Bit
Standard LVDS/CMOS Selectable Output:
- LVDS:
  - Data Channel: 2-Channel
  - Clock Channel: 1-Channel
  - 8-Bit/7-Bit Serializer Selectable
- CMOS: 4 Bits × 4
Timing Generator
- Fast Transfer Clock: One Signal
- Slow Transfer Clock: One Signal
LED Driver: Three Channels
- Current: 60-mA/Channel Max,
  16-Steps/Channel
Timing Adjustment Resolution: t_MCLK/48
Input Clamp/Input Reference Level Internal/
External Selectable
Reference DAC: 0.5 V, 1.1 V, 1.5 V, 2 V
SPI: Three-Wire Serial
GPIO: Four-Port
Power (at 4-channel, LVDS, 3.3 V, without LED Driver):
- VSP5620: 320 mW at 35 MSPS
- VSP5621: 406 mW at 50 MSPS
- VSP5622: 523 mW at 70 MSPS

Specifications

Category	Integrated Circuits (ICs)Data AcquisitionAnalog Front End (AFE)	Series	-
Number of Bits	16	Number of Channels	4
Power (Watts)	406 mW	Voltage - Supply, Analog	3V ~ 3.6V
Voltage - Supply, Digital	3V ~ 3.6V	Mounting Type	Surface Mount
Base Product Number	VSP5621