This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

OPA828IDR

J-FET Amplifier 1 Circuit 8-SOIC

Manufacturer:

TI
Mfr.Part #:

OPA828IDR
Datasheet:

OPA828IDR Datasheet (PDF)
Number of channels:

1
Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V):

36
Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V):

8
Vos (offset voltage at 25°C) (max) (mV):

0.3
EDA/CAD Models:

Request Free CAD Models for OPA828IDR

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

OPA828IDR General Description

The OPA828 and OPA2828 ( OPAx828) JFET input operational amplifiers are the next generation OPA627 and OPA827, combining high speed with high dc precision and ac performance. These op amps supply low offset voltage, low drift over temperature, low bias current, and low noise with only 60-nV_RMS 0.1-Hz to 10-Hz noise. The OPAx828 operate over a wide supply-voltage range of ±4 V to ±18 V and a supply current of 5.5 mA/channel, typical.

AC characteristics, including a 45-MHz gain bandwidth product (GBW), a slew rate of 150 V/µs, and precision dc characteristics, make the OPAx828 family an excellent choice for a variety of systems. These include high-speed and high-resolution data-acquisition systems, such as 16-bit to 18-bit mixed signal systems, transimpedance (I/V-conversion) amplifiers, filters, precision ±10-V front ends, and high-impedance sensor-interface applications.

The OPAx828 are available in an 8-pin SOIC package and a thermally enhanced, 8-pin HVSSOP PowerPAD™ integrated circuit package.

Key Features

Low input voltage noise density: 4 nV/√Hz at 1 kHz
Input voltage noise: 0.1 Hz to 10 Hz: 60 nV_RMS
Low input bias current:
- 0.1 pA (DGN)
- 1 pA (D)
Input offset voltage:
- 25 µV (DGN)
- 50 µV (D)
Input offset drift:
- 0.2 µV/°C (DGN)
- 0.45 µV/°C (D)
MUX-friendly inputs
Gain bandwidth: 45 MHz
Slew rate: 150 V/µs
14-bit settling time: 120 ns
Overload power limiter
Wide supply voltage range: ±4 V to ±18 V
Packages:
- D Package: 8-pin SOIC
- DGN Package: 8-pin HVSSOP

Specifications

Number of channels	1	Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V)	36
Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V)	8	Vos (offset voltage at 25°C) (max) (mV)	0.3
GBW (typ) (MHz)	45	Features	MUX Friendly
Slew rate (typ) (V/µs)	150	Rail-to-rail	Out
Offset drift (typ) (µV/°C)	0.3	Iq per channel (typ) (mA)	5.5
Vn at 1 kHz (typ) (nV√Hz)	4	CMRR (typ) (dB)	115
Rating	Catalog	Operating temperature range (°C)	-40 to 125
Input bias current (max) (pA)	8	Iout (typ) (A)	0.03
Architecture	FET	Input common mode headroom (to negative supply) (typ) (V)	2.5
Input common mode headroom (to positive supply) (typ) (V)	-3.5	Output swing headroom (to negative supply) (typ) (V)	0.9
Output swing headroom (to positive supply) (typ) (V)	-0.9	THD + N at 1 kHz (typ) (%)	0.000028