This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

AD783ARZ

Sample and Hold 1-CH 0.375us 8-Pin SOIC N

Manufacturer:

Analog Devices, Inc
Mfr.Part #:

AD783ARZ
Datasheet:

AD783ARZ Datasheet (PDF)
launch_date:

Aug 27, 1996
last_inspection_date:

10 MAY 2023
supplier_cage_code:

24355
htsusa:

8542390001
EDA/CAD Models:

Request Free CAD Models for AD783ARZ

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

AD783ARZ General Description

The AD783 is a high speed, monolithic sample-and-hold amplifier (SHA).The AD783 offers a typical acquisition time of 250 ns to 0.01%.The AD783 is specified and tested for hold mode total harmonic distortion with input frequencies up to 100 kHz.The AD783 is configured as a unity gain amplifier and uses a patented self-correcting architecture that minimizes hold mode errors and ensures accuracy over temperature.The AD783 is self-contained and requires no external components or adjustments.

The AD783 retains the held value with a droop rate of 0.02 µV/µs. Excellent linearity and hold mode dc and dynamic performance make the AD783 ideal for high speed 12- and 14-bit analog-to-digital converters.

The AD783 is manufactured on Analog Devices' ABCMOS process which merges high performance, low noise bipolar circuitry with low power CMOS to provide an accurate, high speed, low power SHA.

The J grade device is specified for operation from 0°C to +70°C and the A grade from -40°C to +85°C.The J and A grades are available in 8-pin cerdip and SOIC packages.The military temperature range version is specified for operation from -55°C to + 125°C and is available in an 8-pin cerdip package.For details refer to the Analog Devices Military Products Databook or AD783/883B data sheet.

Analog Devices, IncMicrosoft.AspNetCore.Mvc.Localization.LocalizedHtmlString

Key Features

Acquisition Time to 0.01%: 250 ns Typical
Low Power dissipation: 95 mW
Low Droop Rate: 0.02 µV/µs
Fully Specified and Tested Hold Mode Distortion
Total Harmonic Distortion: -85 dB
Aperture Jitter: 50 ps Maximum
Internal Hold Capacitor
Self-Correcting Architecture
8-Pin Mini Cerdip and SOIC Packages

Specifications

place		launch_date	Aug 27, 1996
last_inspection_date	10 MAY 2023	supplier_cage_code	24355
htsusa	8542390001	schedule_b	8542390000
ppap		aec