This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

TLC7733MJGB

Processor Supervisor 2.93V 1 Active Low 8-Pin CDIP Tube

Manufacturer: Texas Instruments
Mfr.Part #: TLC7733MJGB
Datasheet: TLC7733MJGB Datasheet (PDF)
Package/Case: 8-CDIP
Product Type: Power Management - Specialized
Lifecycle: ACTIVE
EDA/CAD Models: Request Free CAD Models for TLC7733MJGB

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

TLC7733MJGB General Description

The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer and microprocessor systems.

During power-on, RESET is asserted when V_DD reaches 1 V. After minimum V_DD (≥ 2 V) is established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage (V_I(SENSE)) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time, t_d, is determined by an external capacitor:

t_d = 2.1 × 10⁴ × C_T

Where

C_T is in farads
t_d is in seconds

Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed sense threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time, t_d, has expired.

In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor, the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)

The TLC77xxI is characterized for operation over a temperature range of 40°C to 85°C; the TLC77xxQ is characterized for operation over a temperature range of 40°C to 125°C; and the TLC77xxM is characterized for operation over the full Military temperature range of 55°C to 125°C.

The 3×3 mm DRB package is also available as a non-magnetic package for medical imaging application.