This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

SN65LVDS94DGGR

Serdes Deserializer

Manufacturer:

Texas Instruments, Inc
Mfr.Part #:

SN65LVDS94DGGR
Datasheet:

SN65LVDS94DGGR Datasheet (PDF)
Function:

Deserializer
Data Rate:

1.904Gbps
Input Type:

LVDS
Output Type:

LVTTL
EDA/CAD Models:

Request Free CAD Models for SN65LVDS94DGGR

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

SN65LVDS94DGGR General Description

The SN65LVDS94 LVDS serdes (serializer/deserializer) receiver contains four serial-in 7-bit parallel-out shift registers, a 7× clock synthesizer, and five low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN65LVDS93 and SN65LVDS95, over five balanced-pair conductors and expansion to 28 bits of single-ended LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate seven times the LVDS input clock (CLKIN). The data is then unloaded to a 28-bit wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a 7× clock for internal clocking and an output clock for the expanded data. The SN65LVDS94 presents valid data on the rising edge of the output clock (CLKOUT).

The SN65LVDS94 requires only five line termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN\) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS94 is characterized for operation over ambient air temperatures of -40°C to 85°C.

Key Features

4:28 Data Channel Expansion at up to 1.904 Gigabits per Second Throughput
Suited for Point-to-Point Subsystem Communication With Very Low EMI
4 Data Channels and Clock Low-Voltage Differential Channels in and 28 Data and Clock Out Low-Voltage TTL Channels Out
Operates From a Single 3.3-V Supply and 250 mW (Typ)
5-V Tolerant SHTDN\ Input
Rising Clock Edge Triggered Outputs
Bus Pins Tolerate 4-kV HBM ESD
Packaged in Thin Shrink Small-Outline Package With 20 Mil Terminal Pitch
Consumes <1 mW When Disabled
Wide Phase-Lock Input Frequency Range
No External Components Required for PLL
Meets or Exceeds the Requirements of ANSI EIA/TIA-644 Standard
Industrial Temperature Qualified T_A = -40°C to 85°C
Replacement for the DS90CR286

Specifications

Category	Integrated Circuits (ICs)InterfaceSerializers, Deserializers	Series	-
Function	Deserializer	Data Rate	1.904Gbps
Input Type	LVDS	Output Type	LVTTL
Number of Inputs	4	Number of Outputs	28
Voltage - Supply	3V ~ 3.6V	Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount	Base Product Number	65LVDS94
Protocols	Catalog	Rating	Catalog
Operating temperature range (°C)	-40 to 85	feature-function	Serializer/Deserializer
feature-number-of-drivers	28	feature-number-of-receivers	4
feature-number-of-elements-per-chip	4	feature-transmission-data-rate-mbps	1904
feature-maximum-propagation-delay-time-ns		feature-input-signal-type	LVTTL
feature-differential-input-low-threshold-voltage-v	-0.1	feature-differential-input-high-threshold-voltage-v	0.1
feature-maximum-differential-output-voltage-v		feature-maximum-input-current-ua	20
feature-supplier-temperature-grade	Industrial	feature-packaging	Tape and Reel
feature-rad-hard		feature-pin-count	56
feature-cecc-qualified	No	feature-esd-protection
feature-escc-qualified		feature-military	No
feature-aec-qualified	No	feature-aec-qualified-number
feature-eccn-code	EAR99	feature-svhc	No
feature-svhc-exceeds-threshold	No