This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

SN65LV1224BDBR

1:10 LVDS SerDes receiver 100 - 660Mbps

Manufacturer:

Texas Instruments, Inc
Mfr.Part #:

SN65LV1224BDBR
Datasheet:

SN65LV1224BDBR Datasheet (PDF)
Function:

Deserializer
Data Rate:

660Mbps
Input Type:

LVDS
Output Type:

LVTTL
EDA/CAD Models:

Request Free CAD Models for SN65LV1224BDBR

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

SN65LV1224BDBR General Description

The SN65LV1023A serializer and SN65LV1224B deserializer comprise a 10-bit serdes chipset designed to transmit and receive serial data over LVDS differential backplanes at equivalent parallel word rates from 10 MHz to 66 MHz. Including overhead, this translates into a serial data rate between 120-Mbps and 792-Mbps payload encoded throughput.

Upon power up, the chipset link can be initialized via a synchronization mode with internally generated SYNC patterns or the deserializer can be allowed to synchronize to random data. By using the synchronization mode, the deserializer establishes lock within specified, shorter time parameters.

The device can be entered into a power-down state when no data transfer is required. Alternatively, a mode is available to place the output pins in the high-impedance state without losing PLL lock.

The SN65LV1023A and SN65LV1224B are characterized for operation over ambient air temperature of –40°C to 85°C.

Key Features

100-Mbps to 660-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz
to 66-MHz System Clock
Pin-Compatible Superset of DS92LV1023/DS92LV1224
Chipset (Serializer/Deserializer) Power Consumption <450 mW (Typ) at 66 MHz
Synchronization Mode for Faster Lock
Lock Indicator
No External Components Required for PLL
28-Pin SSOP and Space Saving 5 × 5 mm QFN Packages Available
Industrial Temperature Qualified,
T_A = −40°C to 85°C
Programmable Edge Trigger on Clock
Flow-Through Pinout for Easy PCB Layout
APPLICATIONS
- Wireless Base Station
- Backplane Interconnect
- DSLAM

Specifications

Category	Integrated Circuits (ICs)InterfaceSerializers, Deserializers	Series	-
Function	Deserializer	Data Rate	660Mbps
Input Type	LVDS	Output Type	LVTTL
Number of Inputs	1	Number of Outputs	10
Voltage - Supply	3V ~ 3.6V	Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount	Base Product Number	65LV1224
Protocols	Channel-Link I	Supply voltage (V)	3.3
Signaling rate (MBits)	660	Input signal	LVCMOS, LVTTL
Output signal	LVDS	Rating	Catalog
Operating temperature range (°C)	-40 to 85	feature-function	Deserializer
feature-number-of-drivers	1	feature-number-of-receivers	10
feature-number-of-elements-per-chip	1	feature-transmission-data-rate-mbps	660
feature-maximum-propagation-delay-time-ns		feature-input-signal-type	LVTTL\|LVCMOS
feature-differential-input-low-threshold-voltage-v	-0.05(Min)	feature-differential-input-high-threshold-voltage-v	0.05(Max)
feature-maximum-differential-output-voltage-v	0.45(Typ)	feature-maximum-input-current-ua	200
feature-supplier-temperature-grade	Industrial	feature-packaging	Tape and Reel
feature-rad-hard		feature-pin-count	28
feature-cecc-qualified	No	feature-esd-protection
feature-escc-qualified		feature-military	No
feature-aec-qualified	No	feature-aec-qualified-number
feature-eccn-code	5A991b.1.	feature-svhc	Yes
feature-svhc-exceeds-threshold	No