This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

LFXP2-17E-5FN484C

XP2 Field Programmable Gate Array (FPGA) IC 358 282624 17000 484-BBGA

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

XP2 Field Programmable Gate Array (FPGA) IC 358 282624 17000 484-BBGA

Fully supports PowerPC™ 60x bus protocol, include PowerPC 603, 604, 740, 750 and 8260.
Supports up to eight PowerPC bus masters with unlimited slave device support.
Supports two outstanding bus accesses.
Supports address only transfer and address bus retry.
Independent address bus and data bus tenure with separate bus grant and data bus grant.
Option for fixed priority assignment or rotating priority scheme.
Designed for ASIC or programmable logic device implementations in various system environments.
Fully static design with edge triggered flip-flops.
Optimized for ispXPGA product family.

Pbfree Code	Yes	Part Life Cycle Code	Active
Pin Count	484	Reach Compliance Code	compliant
ECCN Code	3A991.D	HTS Code	8542.39.00.01
Clock Frequency-Max	435 MHz	Combinatorial Delay of a CLB-Max	0.494 ns
JESD-30 Code	S-PBGA-B484	JESD-609 Code	e1
Length	23 mm	Moisture Sensitivity Level	3
Number of CLBs	2125	Number of Inputs	358
Number of Logic Cells	17000	Number of Outputs	358
Number of Terminals	484	Operating Temperature-Max	85 °C
Operating Temperature-Min		Peak Reflow Temperature (Cel)	250
Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY	Qualification Status	Not Qualified
Seated Height-Max	2.6 mm	Supply Voltage-Max	1.26 V
Supply Voltage-Min	1.14 V	Supply Voltage-Nom	1.2 V
Surface Mount	YES	Technology	CMOS
Temperature Grade	OTHER	Terminal Finish	TIN SILVER COPPER
Terminal Form	BALL	Terminal Pitch	1 mm
Terminal Position	BOTTOM	Width	23 mm