This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

LCMXO2-256HC-4TG100I

MachXO2 Field Programmable Gate Array (FPGA) IC 55 256 100-LQFP

LCMXO2-256HC-4TG100I General Description

MachXO2 Field Programmable Gate Array (FPGA) IC 55 256 100-LQFP

LCMXO2-256HC-4TG100I

Key Features

  • Flexible Logic Architecture
  • Six devices with 256 to 6864 LUT4s and  19 to 335 I/Os
  • Ultra Low Power Devices
  • Advanced 65 nm low power process
  • As low as 19 µW standby power
  • Programmable low swing differential I/Os
  • Stand-by mode and other power saving options
  • Embedded and Distributed Memory
  • Up to 240 Kbits sysMEM™ Embedded Block RAM
  • Up to 54 Kbits Distributed RAM
  • Dedicated FIFO control logic  On-Chip User Flash Memory
  • Up to 256 Kbits of User Flash Memory
  • 100,000 write cycles
  • Accessible through WISHBONE, SPI, I2C and JTAG interfaces
  • Can be used as soft processor PROM or as Flash memory
  • Pre-Engineered Source Synchronous I/O
  • DDR registers in I/O cells
  • Dedicated gearing logic
  • 7:1 Gearing for Display I/Os
  • Generic DDR, DDRX2, DDRX4
  • Dedicated DDR/DDR2/LPDDR memory with DQS support
  • High Performance, Flexible I/O Buffer
  • Programmable sysIO™ buffer supports wide range of interfaces:
  • – LVCMOS 3.3/2.5/1.8/1.5/1.2
  • – LVTTL
  • –PCI
  • – LVDS, Bus-LVDS, MLVDS, RSDS, LVPECL
  • – SSTL 25/18
  • – HSTL 18
  • – Schmitt trigger inputs, up to 0.5V hysteresis
  • I/Os support hot socketing
  • On-chip differential termination
  • Programmable pull-up or pull-down mode

Specifications

Pbfree Code Yes Part Life Cycle Code Active
Reach Compliance Code compliant ECCN Code EAR99
HTS Code 8542.39.00.01 Additional Feature ALSO OPERATES AT 3.3 V NOMINAL SUPPLY
JESD-30 Code S-PQFP-G100 JESD-609 Code e3
Length 14 mm Moisture Sensitivity Level 3
Number of Inputs 55 Number of Logic Cells 256
Number of Outputs 55 Number of Terminals 100
Operating Temperature-Max 100 °C Operating Temperature-Min -40 °C
Packing Method TRAY Peak Reflow Temperature (Cel) 260
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY Qualification Status Not Qualified
Seated Height-Max 1.6 mm Supply Voltage-Max 3.465 V
Supply Voltage-Min 2.375 V Supply Voltage-Nom 2.5 V
Surface Mount YES Terminal Finish Matte Tin (Sn)
Terminal Form GULL WING Terminal Pitch 0.5 mm
Terminal Position QUAD Time@Peak Reflow Temperature-Max (s) 30
Width 14 mm

Service Policies and Others

After-Sales & Settlement Related

payment Payment

Payment Method

hsbc
TT/Wire Transfer
paypal
Paypal
wu
Western Union
mg
Money Gram

For alternative payment channels, please reach out to us at:

[email protected]
shipping Shipping & Packing

Shipping Method

fedex
Fedex
ups
UPS
dhl
DHL
tnt
NTN
Packing

AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.

Warranty Warranty

We promise to provide 365 days quality assurance service for all our products.

Reviews

You need to log in to reply. Sign In | Sign Up

Availability: 5336 PCS

+BOM
Qty. Unit Price Ext. Price
1+ - -

The prices below are for reference only.