This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

LC4064V-75TN48C

YES 48-LQFP 2000 LC4064 complex programmable logic device 400MHz 12mA 7mm 7.5ns

Manufacturer:

Lattice Semiconductor Corporation
Mfr.Part #:

LC4064V-75TN48C
Datasheet:

LC4064V-75TN48C Datasheet (PDF)
Programmabe:

Verified
Programmable Type:

In System Programmable
Delay Time tpd(1) Max:

7.5 ns
Voltage Supply - Internal:

3V ~ 3.6V
EDA/CAD Models:

Request Free CAD Models for LC4064V-75TN48C

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

LC4064V-75TN48C General Description

MACH4000 ISP CPLD 3.3VOLT, TQFP48; CPLD Type: -; No. of Macrocells: 64; No. of I/O's: 32I/O's; Logic Case Style: TQFP; No. of Pins: 48Pins; Frequency: 400MHz; Supply Voltage Min: 3V; Supply Voltage Max: 3.6V; Propagation Delay: 7.5ns; Global Clock Setup Time: 4.5ns; Operating Temperature Min: -40°C; Operating Temperature Max: 105°C; Product Range: -; RoHS Phthalates Compliant: Yes; MSL: MSL 3 - 168 hours; SVHC: No SVHC (27-Jun-2018); Base Number: 4064; I/O Interface Standard: LVCMOS, LVTTL, PCI; Logic Function Number: LC4046; Logic IC Base Number: 4064V; Logic IC Function: Programmable CPLD; Operating Temperature Range: -40°C to +105°C; Programmable Logic Type: PLD; Supply Voltage: 3.3V; Supply Voltage Range: 3V to 3.6V; Termination Type: Surface Mount Device

Key Features

High Performance

fMAX = 400MHz maximum operating frequency

tPD = 2.5ns propagation delay

Up to four global clock pins with programmable clock polarity control

Up to 80 PTs per output

Ease of Design

Enhanced macrocells with individual clock, reset, preset and clock enable controls

Up to four global OE controls

Individual local OE control per I/O pin

Excellent First-Time-FitTM and refit

Fast path, SpeedLockingTM Path, and wide-PT path

Wide input gating (36 input logic blocks) for fast counters, state machines and address decoders

Zero Power (ispMACH 4000Z) and Low Power (ispMACH 4000V/B/C)

Typical static current 10A (4032Z)

Typical static current 1.3mA (4000C)

1.8V core low dynamic power

ispMACH 4000Z operational down to 1.6V VCC

Broad Device Offering

Multiple temperature range support

Commercial: 0 to 90C junction (Tj)

Industrial: -40 to 105C junction (Tj)

Extended: -40 to 130C junction (Tj)

For AEC-Q100 compliant devices, refer to LA-ispMACH 4000V/Z Automotive Data Sheet

Easy System Integration

Superior solution for power sensitive consumer applications

Operation with 3.3V, 2.5V or 1.8V LVCMOS I/O

Operation with 3.3V (4000V), 2.5V (4000B) or 1.8V (4000C/Z) supplies

5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI interfaces

Hot-socketing

Open-drain capability

Input pull-up, pull-down or bus-keeper

Programmable output slew rate

3.3V PCI compatible

IEEE 1149.1 boundary scan testable

3.3V/2.5V/1.8V In-System Programmable (ISP) using IEEE 1532 compliant interface

I/O pins with fast setup path

Lead-free package options

Specifications

Programmabe	Verified	Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns	Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	4	Number of Macrocells	64
Number of Gates	-	Number of I/O	32
Operating Temperature	0°C ~ 90°C (TJ)	Mounting Type	Surface Mount