This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

L30ESDL5V0C3-2

ESD Suppressor Diode TVS Uni-Dir 5V Automotive AEC-Q101 3-Pin SOT-23

Manufacturer:

diodes incorporated
Mfr.Part #:

L30ESDL5V0C3-2
Datasheet:

L30ESDL5V0C3-2 Datasheet (PDF)
Package/Case:

SOT-23-3
Product Type:

ESD Suppressors
RoHS:
Lifecycle:

OBSOLETE
EDA/CAD Models:

Request Free CAD Models for L30ESDL5V0C3-2

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

Key Features

Fully integrated single-channel long-haul and short-haul transceiver for E1,T1 or J1 applications.
Adaptive Receive Equalizer for cable attenuation of up to 45dB for T1 and 43dB for E1.
Programmable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces.
Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping.
Programmable Transmit Line Build-Outs (LBO) for T1 long-haul application from 0dB to -22.5dB in three 7.5dB steps.
Tri-State transmit output and receive input capability for redundancy applications
Selectable receiver sensitivity from 0 to 36dB or 0 to 45dB cable loss for T1 @772kHz and 0 to 43dB for E1 @1024kHz.
High receiver interference immunity
Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for both T1 and E1 modes.
Supports 75Ω and 120Ω (E1), 100Ω (T1) and 110Ω (J1) applications.
Internal and external impedance matching for 75Ω,100Ω, 110Ω and 120Ω.
Transmit return loss meets or exceeds ETSI 300 166 standard
On-chip digital clock recovery circuit for high input jitter tolerance
Crystal-less digital jitter attenuator with 32-bit or 64-bit FIFO Selectable either in transmit or receive path
On-chip frequency multiplier generates T1 or E1 Master clocks from variety of external clock sources
On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
Receive loss of signal (RLOS) output
On-chip HDB3/B8ZS/AMI encoder/decoder
QRSS pattern generation and detection for testing and monitoring
Error and Bipolar Violation Insertion and Detection
Receiver Line Attenuation Indication Output in 1dB steps
Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
Supports Analog, Remote, Digital and Dual Loop-Back Modes
Meets or exceeds T1 and E1 short-haul and long-haul network access specifications in ITU G.703, G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
Supports both Hardware and serial Microprocessor interface for programming
Programmable Interrupt
Low power dissipation
Logic inputs accept either 3.3V or 5V levels
Single +3.3V Supply Operation
64 pin TQFP package
-40°C to +85°C Temperature Range