This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

HMC7044LP10BETR

High Performance, 3.2 GHz, 14-Output Jitter Attenuator with JESD204B

Manufacturer:

Analog Devices, Inc
Mfr.Part #:

HMC7044LP10BETR
Datasheet:

HMC7044LP10BETR Datasheet (PDF)
Programmable:

Not Verified
Type:

Jitter Attenuator
PLL:

Yes
Input:

CML, CMOS, LVDS, LVPECL
EDA/CAD Models:

Request Free CAD Models for HMC7044LP10BETR

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

HMC7044LP10BETR General Description

The HMC7044 is a high performance, dual-loop, integer-N jitter attenuator capable of performing reference selection and generation of ultralow phase noise frequencies for high speed data converters with either parallel or serial (JESD204B type) interfaces. The HMC7044 features two integer mode PLLs and overlapping on-chip VCOs that are SPI-selectable with wide tuning ranges around 2.5 GHz and 3 GHz, respectively. The device is designed to meet the requirements of GSM and LTE base station designs, and offers a wide range of clock management and distribution features to simplify baseband and radio card clock tree designs. The HMC7044 provides 14 low noise and configurable outputs to offer flexibility in interfacing with many different components including data converters, field-programmable gate arrays (FPGAs), and mixer local oscillators (LOs).

Key Features

Ultralow rms jitter: 44 fs typical (12 kHz to 20 MHz) at 2457.6 MHz
Noise floor: −156 dBc/Hz at 2457.6 MHz
Low phase noise: −141.7 dBc/Hz at 800 kHz, 983.04 MHz output
Up to 14 LVDS, LVPECL, or CML type device clocks (DCLKs) from PLL2

Maximum CLKOUTx/CLKOUTx and SCLKOUTx/SCLKOUTx frequency up to 3200 MHz

JESD204B-compatible system reference (SYSREF) pulses
25 ps analog, and ½ VCO cycle digital delay independently programmable on each of 14 clock output channels
SPI-programmable phase noise vs. power consumption

Application

JESD204B clock generation
Cellular infrastructure (multicarrier GSM, LTE, W-CDMA)
Data converter clocking
Microwave baseband cards
Phase array reference distribution

Specifications

Category	Integrated Circuits (ICs)Clock/TimingClock Generators, PLLs, Frequency Synthesizers	Series	-
Programmable	Not Verified	Type	Jitter Attenuator
PLL	Yes	Input	CML, CMOS, LVDS, LVPECL
Output	CML, LVDS, LVPECL	Number of Circuits	1
Ratio - Input:Output	4:14	Differential - Input:Output	Yes/Yes
Frequency - Max	3.2GHz	Divider/Multiplier	Yes/No
Voltage - Supply	3.135V ~ 3.465V	Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount	Base Product Number	HMC7044

Service Policies and Others

After-Sales & Settlement Related

Payment

Payment Method

TT/Wire Transfer

Paypal

Western Union

Money Gram

For alternative payment channels, please reach out to us at:

[email protected]

Shipping & Packing

Shipping Method

Fedex

UPS

DHL

NTN

Packing

AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.

Warranty

365-Day Product

Quality Guarantee

We promise to provide 365 days quality assurance service for all our products.

Ratings and Reviews

C**b 10/02/2023

Looks good, not tested. Fast shipping

S**h 04/30/2023

The description fully corresponds. Packed in a bag with a pup and in an individual anti-static packaging. Delivery to st. petersburg 6.5 days ++!.Highly recommend product and seller!

S**a 11/27/2021

Good leds, all as in the description.

v**n 04/25/2021

Bright, pleasant colors. Happy.