This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

EP2S30F672I4 +BOM

Stratix® II Field Programmable Gate Array (FPGA) IC 500 1369728 33880 672-BBGA

Manufacturer:

Intel
Mfr.Part #:

EP2S30F672I4
Datasheet:

EP2S30F672I4 Datasheet (PDF)
Series:

Stratix® II
Programmabe:

Not Verified
Number Of LABs/CLBs:

1694
Number Of Logic Elements/Cells:

33880
EDA/CAD Models:

Request Free CAD Models for EP2S30F672I4

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

EP2S30F672I4 General Description

Stratix® II Field Programmable Gate Array (FPGA) IC 500 1369728 33880 672-BBGA

Key Features

The Stratix II family offers the following
features:
15,600 to 179,400 equivalent LEs; see Table 1–1
New and innovative adaptive logic module (ALM), the basic building block of the Stratix II architecture, maximizes performance and resource usage efficiency
Up to 9,383,040 RAM bits (1,172,880 bytes) available without reducing logic resources
TriMatrix memory consisting of three RAM block sizes to implement true dual-port memory and first-in first-out (FIFO) buffers
High-speed DSP blocks provide dedicated implementation of multipliers (at up to 450 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters
Up to 16 global clocks with 24 clocking resources per device region
Clock control blocks support dynamic clock network enable/disable, which allows clock networks to power down to reduce power consumption in user mode
Up to 12 PLLs (four enhanced PLLs and eight fast PLLs) per device provide spread spectrum, programmable bandwidth, clock switchover, real-time PLL reconfiguration, and advanced multiplication and phase shifting
Support for numerous single-ended and differential I/O standards
High-speed differential I/O support with DPA circuitry for 1-Gbps performance
Support for high-speed networking and communications bus standards including Parallel RapidIO, SPI-4 Phase 2 (POS-PHY Level 4), HyperTransport™ technology, and SFI-4
Support for high-speed external memory, including DDR and DDR2 SDRAM, RLDRAM II, QDR II SRAM, and SDR SDRAM
Support for multiple intellectual property megafunctions from Altera MegaCore® functions and Altera Megafunction Partners Program (AMPPSM) megafunctions
Support for design security using configuration bitstream encryption
Support for remote configuration updates

Specifications

Series	Stratix® II	Programmabe	Not Verified
Number of LABs/CLBs	1694	Number of Logic Elements/Cells	33880
Total RAM Bits	1369728	Number of I/O	500
Voltage - Supply	1.15V ~ 1.25V	Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)	Base Product Number	EP2S30