This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

DS90UB948TNKDRQ1

1080p oLDI Dual FPD-Link III Deserializer

Manufacturer:

Texas Instruments, Inc
Mfr.Part #:

DS90UB948TNKDRQ1
Datasheet:

DS90UB948TNKDRQ1 Datasheet (PDF)
Series:

Automotive, AEC-Q100
Function:

Deserializer
Data Rate:

3.36Gbps
Input Type:

FPD-Link III, LVDS
EDA/CAD Models:

Request Free CAD Models for DS90UB948TNKDRQ1

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

DS90UB948TNKDRQ1 General Description

The DS90UB948-Q1 is a FPD-Link III deserializer which, in conjunction with the DS90UB949A/949/947-Q1 serializers, converts 1-lane or 2-lane FPD-Link III streams into a FPD-Link (OpenLDI) interface. The Deserializer is capable of operating over cost-effective 50-Ω single-ended coaxial or 100-Ω differential shielded twisted-pair (STP) cables. It recovers the data from one or two FPD-Link III serial streams and translates it into dual pixel FPD-Link (8 LVDS data lanes + clock) supporting video resolutions up to 2K (2048x1080) with 24-bit color depth. This provides a bridge between HDMI enabled sources such as GPUs to connect to existing LVDS displays or application processors.

The FPD-Link III interface supports video and audio data transmission and full duplex control, including I2C and SPI communication, over the same differential link. Consolidation of video data and control over two differential pairs decreases the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, and randomization. In backward compatible mode, the device supports up to WXGA and 720p resolutions with 24-bit color depth over a single differential link.

The device automatically senses the FPD-Link III channels and supplies a clock alignment and de-skew functionality without the need for any special training patterns. This ensures skew phase tolerance from mismatches in interconnect wires such as PCB trace routing, cable pair-to-pair length differences, and connector imbalances.

Key Features

Qualified for automotive applications
AEC-Q100 qualified with the following results:
- Device temperature grade 2: –40°C to +105°C ambient operating temperature
Supports pixel clock frequency up to 192 MHz for up to 2K (2048x1080) resolutions with 24-bit color depth
1-Lane or 2-lane FPD-Link III interface with de-skew capability
Single or dual OpenLDI (LVDS) transmitter
- Single channel: up to 96-MHz pixel clock
- Dual channel: up to 192-MHz pixel clock
- Configurable 18-Bit RGB or 24-bit RGB
Functional Safety-Capable
- Documentation available to aid ISO 26262 system design
Four high-speed GPIOs (up to 2 Mbps each)
Adaptive receive equalization
- Compensates for channel insertion loss of up to –15.5 dB at 1.48 GHz and -9 dB at 1.68 GHz
- Provides automatic temperature and cable aging compensation
SPI control interfaces up to 3.3 Mbps
I2C (Controller/Target) With 1-Mbps fast-mode plus
Image enhancement (white balance and dithering)
Supports 7.1 multiple I2S (4 data) channels

Specifications

Category	Integrated Circuits (ICs)InterfaceSerializers, Deserializers	Series	Automotive, AEC-Q100
Function	Deserializer	Data Rate	3.36Gbps
Input Type	FPD-Link III, LVDS	Output Type	LVDS
Number of Inputs	2	Number of Outputs	8
Voltage - Supply	1.71V ~ 1.89V, 3V ~ 3.6V	Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount	Base Product Number	DS90UB948