This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

DS32EL0124SQE/NOPB

125 to 312.5-MHz FPGA-link deserializer with DDR LVDS parallel interface

Manufacturer:

Texas Instruments, Inc
Mfr.Part #:

DS32EL0124SQE/NOPB
Datasheet:

DS32EL0124SQE/NOPB Datasheet (PDF)
Protocols:

Catalog
Rating:

Catalog
Operating temperature range (°C):

-40 to 85
feature-function:

Deserializer
EDA/CAD Models:

Request Free CAD Models for DS32EL0124SQE/NOPB

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

DS32EL0124SQE/NOPB General Description

The DS32EL0124/DS32ELX0124 integrates clock and data recovery modules for high-speed serial communication over FR-4 printed circuit board backplanes, balanced cables, and optical fiber. This easy-to-use chipset integrates advanced signal and clock conditioning functions, with an FPGA friendly interface.

The DS32EL0124/DS32ELX0124 deserializes up to 3.125 Gbps of high speed serial data to 5 LVDS outputs without the need for an external reference clock. With DC-balance decoding enabled, the application payload of 2.5 Gbps is deserialized to 4 LVDS outputs.

The DS32EL0124/DS32ELX01214 deserializers feature a remote sense capability to automatically signal link status conditions to its companion DS32EL0421/ELX0421 serializers without requiring an additional feedback path.

The parallel LVDS interface of these devices reduce FPGA I/O pins, board trace count and alleviates EMI issues, when compared to traditional single-ended wide bus interfaces.

The DS32EL0124/ELX0124 is programmable through a SMBus interface as well as through control pins.

Key Features

5-bit DDR LVDS Parallel Data Interface
Programmable Receive Equalization
Selectable DC-Balance Decoder
Selectable De-Scrambler
Remote Sense for Automatic Detection and Negotiation of Link Status
No External Receiver Reference Clock Required
LVDS Parallel Interface
Programmable LVDS Output Clock Delay
Supports Output Data-Valid Signaling
Supports Keep-Alive Clock Output
On Chip LC VCOs
Redundant Serial Input (ELX device only)
Retimed Serial Output (ELX device only)
Configurable PLL Loop Bandwidth
Configurable via SMBus
Loss of Lock and Error Reporting
48-pin WQFN Package with Exposed DAP

Key Specifications

1.25 to 3.125 Gbps Serial Data Rate
125 to 312.5 MHz DDR Parallel Clock
-40° to +85°C Temperature Range
> 8 kV ESD (HBM) Protection
0.5 UI Minimum Input Jitter Tolerance (1.25 Gbps)

All trademarks are the property of their respective owners.

Specifications

Protocols	Catalog	Rating	Catalog
Operating temperature range (°C)	-40 to 85	feature-function	Deserializer
feature-number-of-drivers	5	feature-number-of-receivers	2
feature-number-of-elements-per-chip	2	feature-transmission-data-rate-mbps	3125
feature-maximum-propagation-delay-time-ns		feature-input-signal-type	CML\|LVCMOS
feature-differential-input-low-threshold-voltage-v		feature-differential-input-high-threshold-voltage-v
feature-maximum-differential-output-voltage-v	0.31	feature-maximum-input-current-ua	40
feature-supplier-temperature-grade		feature-packaging	Tape and Reel
feature-rad-hard		feature-pin-count	48
feature-cecc-qualified	No	feature-esd-protection
feature-escc-qualified		feature-military	No
feature-aec-qualified	No	feature-aec-qualified-number
feature-auto-motive	No	feature-p-pap	No
feature-eccn-code	EAR99	feature-svhc	Yes
feature-svhc-exceeds-threshold	No