This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

CDCM1802RGTT

Clock Fanout Buffer (Distribution), Divider, Multiplexer IC 1:2 800 MHz 16-VFQFN Exposed Pad

Manufacturer:

Texas Instruments, Inc
Mfr.Part #:

CDCM1802RGTT
Datasheet:

CDCM1802RGTT Datasheet (PDF)
Function:

Clock divider, Fanout
Additive RMS jitter (typ) (fs):

150
Output frequency (max) (MHz):

800
Number of outputs:

1
EDA/CAD Models:

Request Free CAD Models for CDCM1802RGTT

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

CDCM1802RGTT General Description

The CDCM1802 clock driver distributes one pair of differential clock input to one LVPECL differential clock output pair, Y0 and Y0, and one single-ended LVCMOS output, Y1. It is specifically designed for driving 50-Ω transmission lines. The LVCMOS output is delayed by 1.6 ns over the PECL output stage to minimize noise impact during signal transitions.

The CDCM1802 has two control pins, S0 and S1, to select different output mode settings. The S[1:0] pins are 3-level inputs. Additionally, an enable pin EN is provided to disable or enable all outputs simultaneously. The CDCM1802 is characterized for operation from −40°C to 85°C.

For single-ended driver applications, the CDCM1802 provides a VBB output pin that can be directly connected to the unused input as a common-mode voltage reference.

Key Features

Distributes One Differential Clock Input to One LVPECL Differential Clock Output and One LVCMOS Single-Ended Output
Programmable Output Divider for Both LVPECL and LVCMOS Outputs
1.6-ns Output Skew Between LVCMOS and LVPECL Transitions Minimizing Noise
3.3-V Power Supply (2.5-V Functional)
Signaling Rate Up to 800-MHz LVPECL and
200-MHz LVCMOS
Differential Input Stage for Wide Common-Mode Range Also Provides VBB Bias Voltage Output for Single-Ended Input Signals
Receiver Input Threshold ±75 mV
16-Pin VQFN Package (3.00 mm × 3.00 mm)

Specifications

Function	Clock divider, Fanout	Additive RMS jitter (typ) (fs)	150
Output frequency (max) (MHz)	800	Number of outputs	1
Output supply voltage (V)	3.3	Core supply voltage (V)	3.3
Output skew (ps)	1600	Features	Pin programmable
Operating temperature range (°C)	-40 to 85	Rating	Catalog
Output type	LVCMOS, LVPECL	Input type	LVPECL
Pin Count	17	Released Date	Mar 11, 2019
Last Modified Date	Jun 22, 2023 2:40 AM UTC