This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

9DB102BGILF

PCI Express (PCIe) Zero Delay Buffer, Jitter Attenuator IC 101MHz 1 Output 20-TSSOP

Manufacturer:

Renesas Technology Corp
Mfr.Part #:

9DB102BGILF
Datasheet:

9DB102BGILF Datasheet (PDF)
Programmable:

Not Verified
PLL:

Yes
Main Purpose:

PCI Express (PCIe)
Input:

Clock
EDA/CAD Models:

Request Free CAD Models for 9DB102BGILF

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

9DB102BGILF General Description

The 9DB102 zero-delay buffer supports PCI Express clocking requirements. The 9DB102 is driven by a differential SRC output pair from an IDT CK409/CK410-compliant main clock generator such as the 952601 or 954101. It attenuates jitter on the input clock and has a selectable PLL Band Width to maximize performance in systems with or without Spread- Spectrum clocking.

Key Features

2 - 0.7 V HCSL differential output pairs
Phase jitter: PCIe Gen2 < 3.1 ps rms
Phase jitter: PCIe Gen1 < 86 ps peak to peak
Supports zero delay buffer mode and fanout mode
Bandwidth programming available
33-110 MHz operation in PLL mode
10-110 MHz operation in Bypass mode

Specifications

Category	Integrated Circuits (ICs)Clock/TimingApplication Specific Clock/Timing	Series	-
Programmable	Not Verified	PLL	Yes
Main Purpose	PCI Express (PCIe)	Input	Clock
Output	HCSL	Number of Circuits	1
Ratio - Input:Output	1:2	Differential - Input:Output	Yes/Yes
Frequency - Max	101MHz	Voltage - Supply	3.135V ~ 3.465V
Operating Temperature	-40°C ~ 85°C	Mounting Type	Surface Mount
Base Product Number	9DB102