This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

74LVC1G14GW

Inverter Schmitt Trigger 1-Element CMOS 5-Pin TSSOP

Manufacturer:

nexperia
Mfr.Part #:

74LVC1G14GW
Datasheet:

74LVC1G14GW Datasheet (PDF)
Package/Case:

SOT-353
Product Type:

Inverters
RoHS:
Lifecycle:

Transferred
EDA/CAD Models:

Request Free CAD Models for 74LVC1G14GW

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

74LVC1G14GW General Description

The 74LVC1G14 is a single inverter with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power down applications using I. The I circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Key Features

Wide supply voltage range from 1.65 V to 5.5 V
Overvoltage tolerant inputs to 5.5 V
High noise immunity
CMOS low power dissipation
IOFF circuitry provides partial Power-down mode operation
±24 mA output drive (VCC = 3.0 V)
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Unlimited rise and fall times
Complies with JEDEC standard:JESD8-7 (1.65 V to 1.95 V)JESD8-5 (2.3 V to 2.7 V)JESD8C (2.7 V to 3.6 V)JESD36 (4.5 V to 5.5 V)
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8C (2.7 V to 3.6 V)
JESD36 (4.5 V to 5.5 V)
ESD protection:HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 VCDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C.