This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

CD4021BE

CMOS 8-Stage Static Shift Register

Manufacturer:

Texas Instruments, Inc
Mfr.Part #:

CD4021BE
Datasheet:

CD4021BE Datasheet (PDF)
Series:

4000B
Logic Type:

Shift Register
Output Type:

Push-Pull
Number of Elements:

1
EDA/CAD Models:

Request Free CAD Models for CD4021BE

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

CD4021BE General Description

CD4014B and CD4021B series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is D-type, master-slave flip-flop. In addition to an output form stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the CD4014B. In the CD4021B serial entry is synchronous with the clock by parallel entry is asynchronous. In both types, entry is controlled by the PARALLEL/SERIAL CONTROL input. When the PARALLEL/SERIAL CONTROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the PARALLEL/SERIAL CONTROL input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the CD4021B, the CLOCK input of the internal stage is "forced" when asynchronous parallel entry is made. Register expansion using multiple packages is permitted.

The CD4014B and CD4021B series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-oultine packages (PW and PWR suffixes).

Key Features

Medium speed operation…12 MHz (typ.) clock rate at V_DD – V_SS = 10 V
Fully static operation
8 master-slave flip-flops plus output buffering and control gating
100% tested for quiescent current at 20 V
Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
Noise margin (full package-temperature range) =
1 V at V_DD = 5 V
2 V at V_DD = 10 V
2.5 V at V_DD = 15 V
Standardized, symmetrical output characteristics
5-V, 10-V, and 15-V parametric ratings
Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
Applications:
- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register

Data sheet acquired from Harris Semiconductor

Specifications

Category	Integrated Circuits (ICs)LogicShift Registers	Series	4000B
Logic Type	Shift Register	Output Type	Push-Pull
Number of Elements	1	Number of Bits per Element	8
Function	Parallel or Serial to Serial	Voltage - Supply	3V ~ 18V
Operating Temperature	-55°C ~ 125°C	Mounting Type	Through Hole
Base Product Number	CD4021