This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

TMS320DM6467CCUT7 +BOM

Advanced System-on-Chip solution with ARM926EJ-S core

Manufacturer:

Texas Instruments, Inc
Mfr.Part #:

TMS320DM6467CCUT7
Datasheet:

TMS320DM6467CCUT7 Datasheet (PDF)
DSP Type:

1 C64x
DSP (max) (MHz):

594, 729
CPU:

32-/64-bit
Operating System:

DSP/BIOS, Linux, VLX
EDA/CAD Models:

Request Free CAD Models for TMS320DM6467CCUT7

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

TMS320DM6467CCUT7 General Description

Featuring the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform, the TMS320C64x+ DSPs offer unmatched processing power for digital media applications. With a clock rate of 729 MHz and up to 5832 MIPS performance, the C64x+ core delivers exceptional solutions to DSP programming challenges

Key Features

Get started today with production-ready, easy-to-use audio and video codecs for digital media processors based on DaVinci™ technology. Also available are various O/S Board Support Packages and software updates. All codecs are available for FREE evaluation. REQUEST FREE SOFTWARE!
High-Performance Digital Media SoC
- 594-, 729-MHz C64x+™ Clock Rate
- 297-, 364.5-MHz ARM926EJ-Strade; Clock Rate
- Eight 32-Bit C64x+ Instructions/Cycle
- 4752, 5832 C64x+ MIPS
- Fully Software-Compatible With C64x/ARM9™
- Supports SmartReflex™ [-594 only]
  - Class 0
  - 1.05-V and 1.2-V Adaptive Core Voltage
- Extended Temp Available [-594 only]
- Industrial Temp Available [-729 only]
Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core
- Eight Highly Independent Functional Units
  - Six ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle
  - Two Multipliers Support Four 16 ×: 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 × 8-Bit Multiplies (16-Bit Results) per Clock Cycle
- Load-Store Architecture With Non-Aligned Support
- 64 32-Bit General-Purpose Registers
- Instruction Packing Reduces Code Size
- All Instructions Conditional
- Additional C64x+™ Enhancements
  - Protected Mode Operation
  - Exceptions Support for Error Detection and Program Redirection
  - Hardware Support for Modulo Loop Operation
C64x+ Instruction Set Features
- Byte-Addressable (8-/16-/32-/64-Bit Data)
- 8-Bit Overflow Protection
- Bit-Field Extract, Set, Clear
- Normalization, Saturation, Bit-Counting
- Compact 16-Bit Instructions
- Additional Instructions to Support Complex Multiplies
C64x+ L1/L2 Memory Architecture
- 32K-Byte L1P Program RAM/Cache (Direct Mapped)
- 32K-Byte L1D Data RAM/Cache (2-Way Set-Associative)
- 128K-Byte L2 Unified Mapped RAM/Cache (Flexible RAM/Cache Allocation)
ARM926EJ-S Core
- Support for 32-Bit and 16-Bit (Thumb® Mode) Instruction Sets
- DSP Instruction Extensions and Single Cycle MAC
- ARM® Jazelle® Technology
- EmbeddedICE-RT™ Logic for Real-Time Debug
ARM9 Memory Architecture
- 16K-Byte Instruction Cache
- 8K-Byte Data Cache
- 32K-Byte RAM
- 8K-Byte ROM
Embedded Trace Buffer™ (ETB11™) With 4KB Memory for ARM9 Debug
Endianness: Little Endian for ARM and DSP
Dual Programmable High-Definition Video Image Co-Processor (HDVICP) Engines
- Supports a Range of Encode, Decode, and Transcode Operations
  - H.264, MPEG2, VC1, MPEG4 SP/ASP
Video Port Interface (VPIF)
- Two 8-Bit SD (BT.656), Single 16-Bit HD (BT.1120), or Single Raw (8-/10-/12-Bit) Video Capture Channels
- Two 8-Bit SD (BT.656) or Single 16-Bit HD (BT.1120) Video Display Channels
Video Data Conversion Engine (VDCE)
- Horizontal and Vertical Downscaling
- Chroma Conversion (4:2:2↔4:2:0)
Two Transport Stream Interface (TSIF) Modules
(One Parallel/Serial and One Serial Only)
- TSIF for MPEG Transport Stream
- Simultaneous Synchronous or Asynchronous Input/Output Streams
- Absolute Time Stamp Detection
- PID Filter With 7 PID Filter Tables
- Corresponding Clock Reference Generator (CRGEN) Modules for System Time-Clock Recovery
External Memory Interfaces (EMIFs)
- 297-.310.5-MHz 32-Bit DDR2 SDRAM Memory Controller With 256M-Byte Address Space (1.8-V I/O)
- Asynchronous 16-Bit-Wide EMIF (EMIFA) With 128M-Byte Address Reach
  - Flash Memory Interfaces
    - NOR (8-/16-Bit-Wide Data)
    - NAND (8-/16-Bit-Wide Data)
Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels)
- Programmable Default Burst Size
10/100/1000 Mb/s Ethernet MAC (EMAC)
- IEEE 802.3 Compliant (3.3-V I/O Only)
- Supports MII and GMII Media Independent Interfaces
- Management Data I/O (MDIO) Module
USB Port With Integrated 2.0 PHY
- USB 2.0 High-/Full-Speed Client
- USB 2.0 High-/Full-/Low-Speed Host (Mini-Host, Supporting One External Device)
32-Bit, 33-MHz, 3.3-V Peripheral Component Interconnect (PCI) Master/Slave Interface
- Conforms to PCI Specification 2.3
Two 64-Bit General-Purpose Timers (Each Configurable as Two 32-Bit Timers)
One 64-Bit Watchdog Timer
Three Configurable UART/IrDA/CIR Modules (One With Modem Control Signals)
- Supports up to 1.8432 Mbps UART
- SIR and MIR (0.576 MBAUD)
- CIR With Programmable Data Encoding
One Serial Peripheral Interface (SPI) With Two Chip-Selects
Master/Slave Inter-Integrated Circuit (I²C Bus™)
Two Multichannel Audio Serial Ports (McASPs)
- One Four-Serializer Transmit/Receive Port
- One Single DIT Transmit Port for S/PDIF
32-Bit Host Port Interface (HPI)
VLYNQ™ Interface (FPGA Interface)
Two Pulse Width Modulator (PWM) Outputs
ATA/ATAPI I/F (ATA/ATAPI-6 Specification)
Up to 33 General-Purpose I/O (GPIO) Pins (Multiplexed With Other Device Functions)
On-Chip ARM ROM Bootloader (RBL)
Individual Power-Saving Modes for ARM/DSP
Flexible PLL Clock Generators
IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
529-Pin Pb-Free BGA Package (CUT Suffix), 0.8-mm Ball Pitch
0.09-µm/7-Level Cu Metal Process (CMOS)
3.3-V and 1.8-V I/O, 1.2/1.05-V Internal

All trademarks are the property of their respective owners.

Application

Robust industrial automation
Cutting-edge telecommunications
Sleek consumer multimedia

Specifications

DSP type	1 C64x	DSP (max) (MHz)	594, 729
CPU	32-/64-bit	Operating system	DSP/BIOS, Linux, VLX
Ethernet MAC	10/100/1000	Rating	Catalog
Operating temperature range (°C)	-40 to 105, -40 to 85, 0 to 85	Contact Plating	Copper, Silver, Tin
Mount	Surface Mount	Number of Pins	529
Data Bus Width	32 b	Frequency	364.5 MHz
Interface	EBI/EMI, Ethernet, I2C, McASP, PCI, SPI, UART, USB	Max Operating Temperature	85 °C
Max Supply Voltage	1.26 V	Memory Size	8 kB
Min Operating Temperature	0 °C	Min Supply Voltage	1.14 V
Number of Bits	32	Number of I/Os	33
Number of UART Channels	3	Operating Supply Voltage	1.2 V
RAM Size	32 kB	Schedule B	8542310000
Length	19 mm	Thickness	2.65 mm
Width	19 mm