This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.

Images are for reference only,

See Technical Specifications

CD4029BM

CMOS Presettable Up/Down Counter

Manufacturer:

Texas Instruments, Inc
Mfr.Part #:

CD4029BM
Datasheet:

CD4029BM Datasheet (PDF)
Function:

Counter
Bits (#):

4
Technology family:

CD4000
Supply voltage (min) (V):

3
EDA/CAD Models:

Request Free CAD Models for CD4029BM

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

CD4029BM General Description

CD4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN\ (CLOCK ENABLE\), BINARY/DECADE, UP/DOWN, PRESET ENABLE, and four individual JAN signals, Q1, Q2, Q3, Q4 and a CARRY OUT\ signal are provided as outputs.

A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN\ and PRESET ENALBE signals are low. Advancement is inhibited when the CARRY-IN\ or PRESET ENABLE signals are high. The CARRY-OUT\ signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the DOWN mode provided the CARRY-IN\ signal is low. The CARRY-IN\ signal in the low state can thus be considered a CLOCK ENABLE\. The CARRY-IN\ terminal must be connected to V_SS when not in use.

Binary counting is accomplished when the BINARY/DECADE input is high; the counter counts in the decade mode when the BINARY/DECADE input is low. The counter counts up when the UP/DOWN input is high, and down when the UP/DOWN input is low. Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Fig. 17.

Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.

The CD4029B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Key Features

Medium-speed operation… 8 MHz (typ.) @ C_L = 50 pF and V_DD–V_SS = 10 V
Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times
"Preset Enable" and individual "Jam" inputs provided
Binary or decade up/down counting
BCD outputs in decade mode
100% tested for quiescent current at 20 V
5-V, 10-V, and 15-V parametric ratings
Standardized, symmetrical output characteristics
Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
Noise margin (full package-temperature range) =
1 V at V_DD = 5 V
2 V at V_DD = 10 V
2.5 V at V_DD = 15 V
Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
Applications:
- Programmable binary and decade counting/frequency synthesizers-BCD output
- Analog to digital and digital to analog conversion
- Up/Down binary counting
- Magnitude and sign generation
- Up/Down decade counting
- Difference counting

Specifications

Function	Counter	Bits (#)	4
Technology family	CD4000	Supply voltage (min) (V)	3
Supply voltage (max) (V)	18	Input type	Standard CMOS
Output type	Push-Pull	Features	Balanced outputs, Positive input clamp diode, Presettable, Standard speed (tpd > 50ns)
Operating temperature range (°C)	-55 to 125	Rating	Catalog
feature-type	Decade\|Binary	feature-logic-family	CD4000
feature-logic-function	Counter	feature-operation-mode	Down Counter\|UP Counter
feature-number-of-elements-per-chip	1	feature-number-of-element-inputs	4
feature-number-of-element-outputs	4	feature-number-of-stages	4
feature-direction-type	Bi-Directional	feature-triggering-type	Positive-Edge
feature-process-technology	CMOS	feature-output-type	Push-Pull
feature-minimum-operating-supply-voltage-v	3	feature-maximum-operating-supply-voltage-v	18
feature-tolerant-i-os-v		feature-packaging	Tube
feature-rad-hard	No	feature-pin-count	16
feature-cecc-qualified	No	feature-esd-protection
feature-escc-qualified		feature-military	No
feature-aec-qualified	No	feature-aec-qualified-number
feature-eccn-code	EAR99	feature-svhc	Yes
feature-svhc-exceeds-threshold	No