This website uses cookies. By using this site, you consent to the use of cookies. For more information, please take a look at our Privacy Policy.


Quad SR Type Latch CD4044BE: 16-Pin PDIP, Transparent 3 State

CD4044BE General Description

Designed for efficiency and reliability, the CD4044BE comes in different packaging options to cater to diverse requirements. From hermetic dual-in-line ceramic packages to small-outline and thin shrink small-outline packages, users can choose the most suitable packaging for their specific needs. This flexibility ensures compatibility with different setups and simplifies integration into existing systems

Key Features

  • 3-state outputs with common output ENABLE
  • Separate SET and RESET inputs for each latch
  • NOR and NAND configurations
  • 5-V, 10-V, and 15-V parametric ratings
  • Standardized symmetrical output characteristics
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
  • Noise margin (over full package temperature range):
    • 1 V at VDD = 5 V
    • 2 V at VDD = 10 V
    • 2.5 V at VDD = 15 V
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
  • Applications
    • Holding register in multi-register system
    • Four bits of independent storage with output ENABLE
    • Strobed register
    • General digital logic
    • CD4043B for positive logic systems
    • CD4044B for negative logic systems

Data sheet acquired from Harris Semiconductor


Source Content uid CD4044BE Pbfree Code Yes
Part Life Cycle Code Active Pin Count 16
Reach Compliance Code compliant ECCN Code EAR99
HTS Code 8542.39.00.01 Family 4000/14000/40000
JESD-30 Code R-PDIP-T16 Logic IC Type R-S LATCH
Number of Bits 4 Number of Functions 4
Number of Terminals 16 Output Characteristics 3-STATE
Output Polarity TRUE Packing Method TUBE
Peak Reflow Temperature (Cel) NOT SPECIFIED Schmitt Trigger NO
Surface Mount NO Technology CMOS
Temperature Grade MILITARY Terminal Finish Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal Form THROUGH-HOLE Terminal Position DUAL
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED Trigger Type LOW LEVEL

Service Policies and Others

After-Sales & Settlement Related

payment Payment

Payment Method

TT/Wire Transfer
Western Union
Money Gram

For alternative payment channels, please reach out to us at:

[email protected]
shipping Shipping & Packing

Shipping Method


AVAQ determines and packages all devices based on electrostatic discharge (ESD) and moisture sensitivity level (MSL) protection requirements.

Warranty Warranty

We promise to provide 365 days quality assurance service for all our products.


You need to log in to reply. Sign In | Sign Up

In Stock: 7,363

Minimum Order: 1

Qty. Unit Price Ext. Price
1+ $0.532 $0.53
10+ $0.438 $4.38
25+ $0.389 $9.72
100+ $0.343 $34.30
500+ $0.313 $156.50
1000+ $0.299 $299.00

The prices below are for reference only.