

# LAN9220-ABZJ

## Ethernet CTLR Single Chip 10Mbps/100Mbps 1.8V/3.3V 56-Pin QFN EP Tray

Manufacturer:	Microchip Technology, Inc
Package/Case:	QFN56
Product Type:	Communication & Networking ICs
RoHS:	RoHS Compliant/Lead free RoHS
Lifecycle:	Active



Images are for reference only

Inquir

#### **General Description**

The LAN9220 is a full-featured, single-chip 10/100 Ethernet controller designed for embedded applications where performance, flexibility, ease of integration and system cost control are required. The LAN9220 is fully IEEE 802.3 10BASE-T and 802.3u 100BASE-TX compliant, and supports HP Auto-MDIX. The variable voltage I/O signals of the LAN9220 accommodate lower voltage I/O signalling without the need for voltage level shifters.

The LAN9220 includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface. The simple, yet highly functional host bus interface provides a glue-less connection to most common 16-bit microprocessors and microcontrollers as well as 32-bit microprocessors with a 16-bit external bus. The integrated checksum offload engines enable the automatic generation of the 16-bit checksum for received and transmitted Ethernet frames, offloading the task from the CPU. The LAN9220 also includes large transmit and receive data FIFOs to accommodate high latency applications. In addition, the LAN9220 memory buffer architecture allows highly efficient use of memory resources by optimizing packet granularity. The 93AA46AE48 EEPROM device from Microchip comes with a factory programmed, globally unique EUI-48<sup>TM</sup> MAC Address. This Ethernet controller will automatically detect and load the EUI-48<sup>TM</sup> node address from the 93AA46AE48 EEPROM at start-up or reset. \*The LANCheck online design review service is subject to Microchip's Program Terms and Conditions and requires a myMicrochip account.

# **Key Features**

Efficient architecture with low CPU overhead
Easily interfaces to most 16-bit embedded CPU's
Integrated PHY with HP Auto-MDIX support
Integrated checksum offload engine helps reduce CPU load
Low pin count and small body size package for small form factor system designs
Burst-mode read support
Internal buffer memory can store over 200 packets
Automatic PAUSE and back-pressure flow control
Supports Slave-DMA
Interrupt pin with programmable hold-off timer
Reduces system cost and increases design flexibility
SRAM-like interface easily interfaces to most embedded CPU's or SoC's
Fully compliant with IEEE 802.3/802.3u standards
Integrated Ethernet MAC and PHY
Full- and half-duplex support
Full-duplex flow control
Backpressure for half-duplex flow control
Preamble generation and removal
Automatic 32-bit CRC generation and checking
Automatic payload padding and pad removal

## **Recommended For You**

LAN91C111-NE	LAN91C93I-MU	LAN9420I-NU
Microchip Technology, Inc	Microchip Technology, Inc	Microchip Technology, Inc
QFP	QFP	TQFP128
LAN91C96-MU	LAN91C111i-NC	LAN91C96-MS
LAN91C96-MU Microchip Technology, Inc	LAN91C111i-NC Microchip Technology, Inc	LAN91C96-MS Microchip Technology, Inc

#### LAN91C111I-NU

Microchip Technology, Inc

TQFP128

#### LAN9215-MT

Microchip Technology, Inc QFP100

### LAN9118-MT

Microchip Technology, Inc

TQFP100

#### LAN91C111-NC

Microchip Technology, Inc QFP

## LAN91C111I-NS

Microchip Technology, Inc QFP128

## LAN9252I/PT

Microchip Technology, Inc TQFP64

#### LAN9252I/ML

Microchip Technology, Inc QFN-64

### LAN91C111-NU

Microchip Technology, Inc

## LAN9221I-ABZJ

Microchip Technology, Inc QFN56