

Shift Register/Latch Single 8-Bit Serial to Serial/Parallel 16-Pin TSSOP T/R


Manufacturer: [Texas Instruments, Inc](#)

Package/Case: TSSOP16

Product Type: Logic ICs

RoHS: RoHS Compliant/Lead free 

Lifecycle: Active



Images are for reference only

[Inquiry](#)

General Description

The 'HC4094 and CD74HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input to parallel buffered three-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the Strobe input is high. Data in the storage register appears at the outputs whenever the Output-Enable signal is high.

Two serial outputs are available for cascading a number of these devices. Data is available at the QS1 serial output terminal on positive clock edges to allow for high-speed operation in cascaded system in which the clock rise time is fast. The same serial information, available at the QS2 terminal on the next negative clock edge, provides a means for cascading these devices when the clock rise time is slow.

Key Features

Buffered Inputs

Separate Serial Outputs Synchronous to Both Positive and Negative Clock Edges For Cascading

Fanout (Over Temperature Range)

Standard Outputs 10 LSTTL Loads

Bus Driver Outputs 15 LSTTL Loads

Wide Operating Temperature Range -55°C to 125°C

Balanced Propagation Delay and Transition Times

Significant Power Reduction Compared to LSTTL Logic ICs

HC Types

2V to 6V Operation

High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V

HCT Types

4.5V to 5.5V Operation

Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min)

CMOS Input Compatibility, $I_I \leq 1\mu\text{A}$ at VOL, VOH

Description

The 'HC4094 and CD74HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input to parallel buffered three-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the Strobe input is high. Data in the storage register appears at the outputs whenever the Output-Enable signal is high.

Two serial outputs are available for cascading a number of these devices. Data is available at the QS1 serial output terminal on positive clock edges to allow for high-speed operation in cascaded system in which the clock rise time is fast. The same serial information, available at the QS2 terminal on the next negative clock edge, provides a means for cascading these devices when the clock rise time is slow.

Recommended For You

CD4070BE

Texas Instruments, Inc

DIP14

CD74HCT138E

Texas Instruments, Inc

DIP16

CD4098BE

Texas Instruments, Inc

DIP

CD74HC08E

Texas Instruments, Inc

DIP

CD74HC4075E

Texas Instruments, Inc

DIP

CD74ACT174E

Texas Instruments, Inc

DIP-14

CD74HC75E

Texas Instruments, Inc

DIP

CD4504BE

Texas Instruments, Inc

DIP16

CD4068BE

Texas Instruments, Inc

DIP

CD4081BE

Texas Instruments, Inc

DIP14

CD4001BE

Texas Instruments, Inc

DIP14

CD4512BE

Texas Instruments, Inc

DIP16

CD4069UBE

Texas Instruments, Inc

DIP14

CD74HCT151E

Texas Instruments, Inc

DIP

CD74HC04M

Texas Instruments, Inc

SOP14